typedef enum logic in verilog