systemverilog unique case vs case