systemverilog unique case statement