systemverilog unique case