systemverilog reverse case statement