systemverilog interface without modport