systemverilog generate case statement