systemverilog case statement syntax