systemverilog case statement range