systemverilog case statement multiple