systemverilog case statement fall through