systemverilog case statement