systemverilog case inside statement