systemverilog case inside range