systemverilog case inside constraint