systemverilog case inside