systemverilog bind interface to module