system verilog module syntax