system verilog module example