system verilog array module instantiation