interface vs module systemverilog