class inside module systemverilog