bus functional model systemverilog example