whats logical effort of 2-input nand gate